Abstract -This paper presents a 0.5 -6 GHz fullyintegrated Digital Power Amplifier (DPA) in 65 nm CMOS technology. Transformer-based class-E/F power amplifiers with zero-voltage switching are designed to achieve high power and high efficiency across a wide frequency band. A Single-Pole Triple-Throw (SP3T) switch featuring low insertion loss and high isolation is implemented to select the output of one of the three sub-band DPAs covering approximately 0.5 -1.3 GHz, 1.3 -3.2 GHz, and 3.2 -6 GHz, respectively. Measurement results show a peak output power of 25.6 -22.8 dBm with a peak drain efficiency of 34%-20% across 0.5 -6 GHz.
I. INTRODUCTION
Software Defined Radio (SDR) and Cognitive Radio (CR) have inspired the development of reconfigurable radio transceivers where communication protocols and frequency bands can be selected based on the instantaneous electromagnetic environment and required data-rate.
A key challenge in realization of SDR transceivers is integration of a Power Amplifier (PA) that can cover a wide frequency range and deliver adequate power efficiently. Over the past decade, numerous watt-level fullyintegrated CMOS power amplifiers for cellular and WLAN applications have been demonstrated. More recently, fully integrated CMOS Digital Power Amplifiers (DPA) including those utilized in Digital Polar Transmitter (DPT) architectures, that promise high efficiency for amplitude and phase modulated waveforms, have been realized. Prior CMOS PAs are either narrowband [1] or utilize off-chip passives to cover a wide frequency range.
In this paper, we report a first fully-integrated 0.5 -6 GHz CMOS DPA for SDR and CR applications. Section II describes the system architecture and circuit schematics of the DPA, section III covers the measurement results, and section IV concludes the paper.
II. THE WIDEBAND DPA DESIGN APPROACH AND CIRCUIT IMPLEMENTATION
The CMOS DPA, designed for a DPT architecture, includes three parallel paths designated as Low-Band PA (LBPA), Mid-Band PA (MBPA), and High-Band PA (HBPA), each covering about an octave of the 0.5 - 6 GHz frequency range; wideband output impedance transformation and combining networks; and a SinglePole Triple-Throw (SP3T) band selection switch (Fig. 1) . Each path consists of a two transformer-combined DPA modules, where each DPA module is a parallel bank of class E/F switching-mode unit amplifiers to support digital amplitude modulation with 10-bit resolution at up to 1 Gb/s rate to sufficiently attenuate the images generated during digital up-sampling. To avoid routing-induced delay mismatches between the high-rate amplitude control lines, the amplitude information is supplied via a 10 Gb/s highspeed link to the amplifier banks and de-serialized locally. The digitally modulated phase information, including the carrier frequency, is supplied directly to the input of these switching amplifier banks from Current-Mode Logic (CML) buffers. A Serial Peripheral Interface (SPI) is implemented on chip to program band selection, mode selection, current consumption and bias voltage.
A. Wideband PA with Class E/F Operation Current-mode class-D PA was used in recent digital transmitter architectures [1] (Fig. 2(a) ). Ideally, the drain current has a square waveform and the drain voltage has a half-sinusoidal waveform. However, at high frequency, the drain parasitic capacitance of the transistors cannot be neglected and introduces overlap between drain voltage and current waveforms because of charging and discharging of the parasitic capacitances during every turn-on event of the switch ( Fig. 2(b) ). In this paper, a transformer based PA with class E/F operation is designed to improve the efficiency [2] . A typical differential PA topology as shown in Fig. 2 (c) has two switches with parasitic capacitor C c , two load inductor L L connected to power supply, an LC tank (L d and C d ) resonated at the operation frequency ω 0 , and an optimal load to be determined later. The differential tank filter can provide low impedance at odd-order harmonic frequencies for drain current. High impedance second-order harmonic frequency for drain voltage is achieved by tuning the resonant frequency of L L and C c . To meet zero-voltage switching requirement, the optimal load can be derived to have the following expression:
where I DC is the DC operation current and V DC is the supply voltage. Compared to conventional current-mode class-D PA, the proposed PA with this optimal admittance does not have the current spike during the switch turn-on interval so the loss due to parasitic capacitance is reduced largely (Fig. 2(d) ). A transformer combiner, shown in MBPA use thin-oxide bottom transistors and thick-oxide top transistors in a two-stack design, while the HBPA uses thin-oxide transistors in a three-stack design. In the phase path, a duty-cycle tuner is placed before the DPA to offer user-selectable trade-off between output power and efficiency. In the amplitude path, a configure-and-decoder block converts the 10-bit binary weighted amplitude signal to a segmented 4-bit thermometer-coded signal and a 6-bit binary-weighted signal. This block also provides the proper sequencing of the envelope codes for the two power-combined DPA modules (main and auxiliary) to enhance the amplitude linearity and maximize power backoff efficiency utilizing the dynamic load modulation.
B. Wideband Transformer Combiner with Enhanced Power Back-off Efficiency
Low-loss wideband transformer is critically important to maintain high efficiency across the operation band in a fully-integrated PA design. Equal number of turns in the primary and secondary are chosen to increase the coupling coefficient and bandwidth. Edge coupling is preferred over vertical coupling to minimize the unwanted coupling capacitance. Floating metals are patterned under the transformer to reduce the substrate loss. Two-way series transformer combiner is designed to increase the output power (Fig. 4) . Electromagnetic (EM) simulations predict an efficiency of greater than 70% across the entire band.
The combination of current-mode combining (in each DPA module) and the voltage-mode transformer combining enable maintaining a high efficiency throughout all amplitude levels using dynamic load modulation. This is done by properly choosing the envelope codes so that under both full and half amplitude codes each DPA module sees optimum impedance offered by the transformer. Specifically, auxiliary module is turned ON only after the main module reaches half of its peak power level, and then, its amplitude code grows twice as fast as the main amplifier. However, transformer combiner as a non-isolated power combiner does not have good performance when it is driven unevenly due to the interaction between main and auxiliary module. When the auxiliary module is off, the main PA module will see the load impedance in series with high impedance introduced by the primary inductance in parallel with the nearly resonant tank capacitance of the auxiliary module. Consequently, an undesired notch in the power efficiency is created near the operation frequency ω 0 (Fig. 5) . To mitigate this unwanted effect, three-bit transformer-backoff-enhance capacitors (C T BE ), directly controlled by the envelope bits, are connected to the primary side of the transformer in the auxiliary module to push the notch frequency away from ω 0 ; thus, improving the back-off efficiency. Two directions (increasing or decreasing) are implemented to accommodate both high frequency and low frequency limits. 
C. Wideband Low Loss Band Selection Switch
A wideband SP3T switch is integrated to connect the three PAs to a common output pad (Fig. 6) .A series-shunt switch topology with the following features is designed. First, a three-stack connection of triple-well thick-oxide NMOS transistors is used to increase the power handling capability. Second, the bulk and deep N-well terminal of the triple-well NMOS transistors are connected to ground and high voltage with a high resistance, respectively, to avoid forward biasing parasitic diodes. AC floating of gate terminals of the NMOS transistors and additional C 0 help distribute the voltage swing equally across gate and source as well as drain and gate terminals. Finally, the signal paths are DC coupled, except the very final output node, to reduce the impact of the parasitic capacitance brought by DC-blocking capacitors. The routing between the PA outputs and the SP3T switch are through micro-strip transmission lines with characteristic impedance slightly larger than 50Ω so that it can partially resonate with the parasitic capacitance presented at the PA output and that presented at the SP3T switch input. 
III. MEASUREMENT RESULTS
The DPA has been fabricated in CMOS 65-nm technology featured with thick top metal and MIM capacitance options. Fig. 7 shows the micrograph of the circuit with a total chip area of 2.1 mm × 4.3 mm. The chip is placed in a 64-pin Quad Flat No-lead (QFN) package for characterization. The loss of the cable and PCB traces are de-embedded carefully to get accurate output power and efficiency number. Continuous wave (CW) measurements show a peak output power of 22.8 -25.6 dBm (22.5 -25.1 dBm) with a peak drain efficiency of 20% -34% (19% -36%) at a PVDD of 1.8 V (1.6 V) across a frequency range of 0.5 -6 GHz ( Fig. 8(a) and Fig. 8(b) ). Fig. 9(a) and Fig. 9(b) show the amplitude transfer function and drain efficiencies at different output power levels measured at 0.8 GHz, respectively. With the proposed amplitude control configuration, the amplitude linearity is improved and the 6-dB back-off drain efficiency is enhanced by 20% -45% compared to a Class-B PA across the entire frequency band. Table I presents the measured performance summary of this DPA in comparison with represented published CMOS power amplifiers.
IV. CONCLUSION
A fully-integrated wideband DPA consisting of wideband class E/F amplifier cells with stacked transistors, wideband low-loss transformer, and low-loss band-select switch is demonstrated. It achieves a measured peak output power of 25.6 -22.8 dBm with a peak drain efficiency of 34% -20% across the frequency range of 0.5 -6 GHz. Future research includes dynamic performance characterization of this DPA under high-speed modulation.
